Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Verilog Coding

a year ago

In what manner would you draft HDL code for a FSM encompassing IDLE, READ, and WRITE, with state changes based on "op" and a 4-cycle reset to IDLE?

Design Verification Engineer

Marvell

NXP Semiconductors

NVIDIA

Test with AI interviewer

Get answer reviewed by AI

a year ago

Algorithms

a year ago

Could you illustrate coding a Least Recently Used (LRU) cache policy in C++?

Design Verification Engineer

Marvell

Fujitsu

Tesla

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

What are the functional differences between the 'new' and 'create' methods in UVM?

Design Verification Engineer

Marvell

Fujitsu

GlobalFoundries

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

How familiar are you with using Verilog in both design and verification contexts? Can you give an example of a relevant project?

Design Verification Engineer

Marvell

Dell

Philips Healthcare

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Can you describe the process you follow for a test plan in design verification?

Design Verification Engineer

Marvell

Yamaha Motor Corporation

AIRBUS

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

How does time factor into simulations in Verilog?

Design Verification Engineer

Marvell

Cadence Design Systems

Ford Motor Company

Test with AI interviewer

Get answer reviewed by AI

a year ago

Algorithms

a year ago

What makes Perl advantageous when compared to alternative scripting languages?

Design Verification Engineer

Marvell

Prysmian Group

FLIR Systems

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Can you discuss the objection mechanism in UVM and the methodology to wrap up a test?

Design Verification Engineer

Marvell

Bosch

Tesla

Test with AI interviewer

Get answer reviewed by AI

a year ago

Behavioral

a year ago

Discuss an instance of an unsuccessful decision in your career. What knowledge did this experience impart?

Design Verification EngineerEmbedded Engineer

Marvell

NetApp

Ansys

Test with AI interviewer

Get answer reviewed by AI

a year ago

Design

a year ago

What is your level of expertise with the Ethernet protocol, and could you discuss its main features and components?

Design Verification Engineer

Marvell

BMW Group

Rockwell Automation

Test with AI interviewer

Get answer reviewed by AI

a year ago

Question of the week

We'll send you a weekly question to practice for:

Showing 41 to 50 of 184 results

^*All interview questions are submitted by recent Marvell candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-Marvell employees.