The most comprehensive bank Interview Answer Review tooling available online.

Discuss a community you hold dear. How do you envision your contribution to it?

Design Verification EngineerEmbedded Engineer

Cadence Design Systems

Adobe

Northrop Grumman

2 years ago

Circuits

Can you explain what a Linear Feedback Shift Register (LFSR) is?

Cadence Design Systems

Emerson Electric

ABB

2 years ago

Design

Why is parasitic resistance critical in VLSI design?

Cadence Design Systems

NXP Semiconductors

Prysmian Group

2 years ago

Circuits

In what way does a shift register function, and can you depict this with a relevant circuit diagram?

Cadence Design Systems

OMRON

Canon

2 years ago

Verilog Coding

Could you demonstrate writing HDL for a FSM having IDLE, READ, and WRITE states, with transitions triggered by "op" and a 4-clock-cycle reset to IDLE?

Cadence Design Systems

NXP Semiconductors

NVIDIA

2 years ago

Technical

Can you outline what an assertion in SystemVerilog is and its implementation in design verification?

Cadence Design Systems

GlobalFoundries

Rohde & Schwarz

2 years ago

Behavioral

What sets you apart as the prime candidate for the Design Verification Engineer position?

Cadence Design Systems

D-Link

Analog Devices

3 years ago

Chip Design

Can you construct various counters, including a mod-15 counter that doesn't count 0, 3, 4, 8, and 5?

Cadence Design Systems

Nuro

GlobalFoundries

3 years ago

Behavioral

Recollect a moment when your decision met with resistance.

Design Verification EngineerEmbedded Engineer

Cadence Design Systems

Philips Healthcare

NetApp

3 years ago

Design

Can you outline your process for designing interrupt controllers for different processors? How do you tackle and prioritize numerous interrupt requests?

Cadence Design Systems

Audi

Hitachi