Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Verilog Coding
a year ago
Create Verilog code specifically for detecting positive and negative edges.
Design Verification Engineer

AIRBUS

AT&T

Medtronic

Get answer reviewed by AI
a year ago
Circuits
a year ago
In what ways do positive edge-triggered flip-flops differ from negative edge-triggered ones?
Design Verification Engineer

AIRBUS

Xilinx

Peloton

Get answer reviewed by AI
a year ago
Computer Architecture
a year ago
What sets apart a bus from a crossbar in computer architectural design?
Design Verification Engineer

AIRBUS

Dell Logo

Dell

Western Digital Logo

Western Digital

Get answer reviewed by AI
a year ago
Technical
a year ago
In your view, how do positive and negative edge triggers in Verilog differ?
Design Verification Engineer

AIRBUS

Boston Scientific Logo

Boston Scientific

Teradyne Logo

Teradyne

Get answer reviewed by AI
a year ago
Circuits
a year ago
Can you elucidate the layout of a memory array, the usual tasks of a sense amplifier, and the workings of an equilibration circuit?
Design Verification Engineer

AIRBUS

Cisco Logo

Cisco

Cisco Systems Logo

Cisco Systems

Get answer reviewed by AI
a year ago
Verilog Coding
2 years ago
In System Verilog, how would you write an assertion to guarantee a signal's escalation from 0 to 1 happens before another dips from 1 to 0?
Design Verification Engineer

AIRBUS

Kawasaki Heavy Industries Logo

Kawasaki Heavy Industries

Philips Healthcare Logo

Philips Healthcare

Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
What contrasts exist between RTL coding and behavioral coding in Verilog?
Design Verification Engineer

AIRBUS

Honeywell Logo

Honeywell

Bombardier Logo

Bombardier

Get answer reviewed by AI
2 years ago
DesignCircuits
2 years ago
Can you devise a Verilog routing circuit with multiple outputs, driven by a two-bit address and an enable control?
Design Verification Engineer

AIRBUS

KLA Logo

KLA

Ducati Logo

Ducati

Get answer reviewed by AI
2 years ago
Design
2 years ago
What's your understanding of bit manipulation, and can you share a relevant use case from your experience?
Design Verification Engineer

AIRBUS

Silicon Labs Logo

Silicon Labs

AT&T

Get answer reviewed by AI
2 years ago
Design
2 years ago
Could you enumerate the different kinds of adders in VLSI design? How do you fine-tune these adders for various applications?
Design Verification Engineer

AIRBUS

National Instruments Logo

National Instruments

Emerson Electric Logo

Emerson Electric

Get answer reviewed by AI
2 years ago

Try Free AI Interview

AIRBUS logo

AIRBUS

Software Engineer

Prepare for Behavioral interview at AIRBUS

Behavioral
AIRBUS logo

AIRBUS

Product Manager

Prepare for Product Strategy interview at AIRBUS

Product Strategy
AIRBUS logo

AIRBUS

Engineering Manager

Prepare for System Design interview at AIRBUS

System Design
AIRBUS logo

AIRBUS

Data Scientist

Prepare for DS Analytical Execution interview at AIRBUS

DS Analytical Execution

Question of the week

We'll send you a weekly question to practice for:

Showing 61 to 70 of 186 results

Previous56789Next

*All interview questions are submitted by recent AIRBUS candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-AIRBUS employees.

  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.