Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Technical
2 years ago
In SystemVerilog, what is meant by a virtual class?
Design Verification Engineer

Verizon

NETGEAR

Acer

Test with AI interviewer
Get answer reviewed by AI
2 years ago
DesignCircuits
2 years ago
What principles guide your design of a circuit using adders and gates, and what do you prioritize?
Design Verification Engineer

Verizon

Amgen Logo

Amgen

ASUS Logo

ASUS

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Technical
2 years ago
What separates SystemVerilog assertions from UVM assertions in your perspective?
Design Verification Engineer

Verizon

Toshiba Logo

Toshiba

Trimble Logo

Trimble

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Algorithms
2 years ago
Please describe a method to construct two arrays, each 10 items long, ensuring all elements are distinct.
Design Verification Engineer

Verizon

Autodesk Logo

Autodesk

TP-Link Logo

TP-Link

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Circuits
2 years ago
Present the structure of a memory array, the general function of a sense amplifier, and the role of an equilibration circuit.
Design Verification Engineer

Verizon

Cisco Logo

Cisco

Cisco Systems Logo

Cisco Systems

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Technical
2 years ago
What's the nature of the handshake between a UVM agent and a UVM sequencer?
Design Verification Engineer

Verizon

Microchip Technology Logo

Microchip Technology

Arm Logo

Arm

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
What are the standard Verilog constructs used in the development of verification environments?
Design Verification Engineer

Verizon

Rolls-Royce Aerospace Logo

Rolls-Royce Aerospace

Kingston Technology Logo

Kingston Technology

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
Could you craft an SVA in System Verilog to confirm the sequence of a signal going from 0 to 1 before another drops from 1 to 0?
Design Verification Engineer

Verizon

Kawasaki Heavy Industries Logo

Kawasaki Heavy Industries

Philips Healthcare Logo

Philips Healthcare

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
Describe how rand differs from randc in SystemVerilog, providing an example for each.
Design Verification Engineer

Verizon

STMicroelectronics Logo

STMicroelectronics

Panasonic Logo

Panasonic

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Chip Design
2 years ago
Could you develop a range of counters, including a mod-15 counter that omits 0, 3, 4, 8, and 5?
Design Verification Engineer

Verizon

Nuro Logo

Nuro

GlobalFoundries Logo

GlobalFoundries

Test with AI interviewer
Get answer reviewed by AI
2 years ago

Try Free AI Interview

Question of the week

We'll send you a weekly question to practice for:

Showing 71 to 80 of 189 results

Previous678910Next

*All interview questions are submitted by recent Verizon Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after being verified by Design Verification Engineers at Verizon.

  • UX Researcher Interview Guide
  • Amazon UX Designer Interview Guide
  • Atlassian UX Researcher Interview Guide
  • Atlassian Support Engineer Interview Guide
  • Microsoft Program Manager Interview Guide
  • Google Mechanical Engineer Interview Guide
  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.