Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Embedded CodingTechnical Knowledge

a year ago

How does a locator contribute to the functionality of embedded systems?

Embedded Engineer

STMicroelectronics

Cadence Design Systems

OMRON

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Could you describe your process for remedying setup and hold time violations?

Design Verification Engineer

STMicroelectronics

Autodesk

Novartis

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Please provide a detailed explanation of what a Testbench is.

Design Verification Engineer

STMicroelectronics

ASUS

NVIDIA

Test with AI interviewer

Get answer reviewed by AI

a year ago

Circuits

a year ago

What are the meanings of C2Q, S2Q, and R2Q in the context of flip-flop propagation delays?

Design Verification Engineer

STMicroelectronics

GlobalFoundries

Bombardier Transportation

Test with AI interviewer

Get answer reviewed by AI

a year ago

Design

a year ago

Describe the roles of master and slave agents in a shared bus environment using protocols like AXI, and your approach to ensuring data integrity and preventing bus contention.

Design Verification Engineer

STMicroelectronics

Hitachi

Dell Technologies

Test with AI interviewer

Get answer reviewed by AI

a year ago

Circuits

a year ago

What are the key phases in UVM, and how are they triggered?

Design Verification Engineer

STMicroelectronics

Cadence Design Systems

ASML

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

How are the 'new' and 'create' methods in UVM distinct from each other?

Design Verification Engineer

STMicroelectronics

Raytheon

Raymarine

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Could you describe the nature and purpose of a virtual class in SystemVerilog?

Design Verification Engineer

STMicroelectronics

KTM AG

TP-Link

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Could you explain the different timing violations that might occur in RTL designs?

Design Verification Engineer

STMicroelectronics

GlobalFoundries

Yokogawa Electric

Test with AI interviewer

Get answer reviewed by AI

a year ago

Embedded Coding

a year ago

Can you identify and elaborate on any bitwise operators you've used?

Embedded Engineer

STMicroelectronics

Broadcom

ABB

Test with AI interviewer

Get answer reviewed by AI

a year ago

Question of the week

We'll send you a weekly question to practice for:

Showing 81 to 90 of 275 results

^*All interview questions are submitted by recent STMicroelectronics candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-STMicroelectronics employees.