The most comprehensive bank Interview Answer Review tooling available online.

Craft Verilog code to create a positive/negative edge detector.

Renesas Electronics

AT&T

Medtronic

2 years ago

Technical

Could you explain the objection mechanism in UVM and the process to conclude a test?

Renesas Electronics

Bosch

Tesla

2 years ago

Algorithms

Could you explain how to systematically arrange 10 integers in an increasing sequence?

Renesas Electronics

Seagate Technology

ZTE

2 years ago

Circuits

Can you explain the output characteristics of a pulse generator having a NAND gate and input delays from inverters, according to the input timing diagram?

Renesas Electronics

Lattice Semiconductor

Thermo Fisher Scientific

2 years ago

Verilog Coding

Devise SV code tailored to create unique random numbers.

Renesas Electronics

Rohde & Schwarz

Palo Alto Networks

2 years ago

Design

In your experience, how critical is the synthesis flow in the VLSI design process?

Renesas Electronics

Synopsys

Bombardier

2 years ago

Circuits

Explain the contrast between a latch and a flip flop, providing an example for clarity.

Renesas Electronics

Northrop Grumman

Boeing

2 years ago

Design

How do master/slave agents operate on a shared bus within AXI or similar protocols, and what measures would you take to maintain data integrity and avert bus contention?

Renesas Electronics

Aurora

Teradyne

2 years ago

Design

Please explain your process in designing state machines and sequence detectors for various uses. What are the essential design elements and optimization techniques?

Renesas Electronics

Thales

STMicroelectronics

2 years ago

Algorithms

In C++, how do you approach coding an LRU cache policy?

Renesas Electronics

Fujitsu

Tesla