Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Technical
a year ago
What is your definition of a Testbench?
Design Verification Engineer

AIRBUS

Broadcom

Philips Healthcare

Test with AI interviewer
Get answer reviewed by AI
a year ago
Design
a year ago
In UVM, what sets apart a monitor from a scoreboard?
Design Verification Engineer
Palo Alto Networks Logo

Palo Alto Networks

Oracle Logo

Oracle

Renesas Electronics Logo

Renesas Electronics

Test with AI interviewer
Get answer reviewed by AI
a year ago
DesignCircuits
a year ago
What’s your strategy for creating a circuit that assesses divisibility by three?
Design Verification Engineer
Meta Logo

Meta

Rockwell Collins Logo

Rockwell Collins

Beckman Coulter Logo

Beckman Coulter

Test with AI interviewer
Get answer reviewed by AI
a year ago
Behavioral
a year ago
Describe a major professional failure and the lessons it taught you.
Design Verification EngineerEmbedded Engineer
Apple Logo

Apple

Palo Alto Networks Logo

Palo Alto Networks

ZTE Logo

ZTE

Test with AI interviewer
Get answer reviewed by AI
a year ago
Technical
a year ago
How would you describe setup time and hold time, and could you explain the causes of their violations and measures to prevent them?
Design Verification Engineer
Amazon Logo

Amazon

Marvell Logo

Marvell

Embraer Logo

Embraer

Test with AI interviewer
Get answer reviewed by AI
a year ago
Technical
a year ago
What constitutes Transaction-level modeling in UVM, and why is it important?
Design Verification Engineer
Amgen Logo

Amgen

Juniper Networks Logo

Juniper Networks

Volkswagen Logo

Volkswagen

Test with AI interviewer
Get answer reviewed by AI
a year ago
Technical
a year ago
In Verilog, what separates the # directive from the $timeformat directive?
Design Verification Engineer
Cadence Design Systems Logo

Cadence Design Systems

Aurora Logo

Aurora

General Electric Logo

General Electric

Test with AI interviewer
Get answer reviewed by AI
a year ago
Behavioral
a year ago
Share an example of a failed decision in your past. What wisdom did you acquire from this situation?
Design Verification EngineerEmbedded Engineer
Amazon Logo

Amazon

Google Logo

Google

Audi Logo

Audi

Test with AI interviewer
Get answer reviewed by AI
a year ago
Design
a year ago
Can you describe how transceivers and arbiters function? What measures do you take to maintain data integrity and conserve power?
Design Verification Engineer
Microsoft Logo

Microsoft

Amazon Logo

Amazon

Meta Logo

Meta

Test with AI interviewer
Get answer reviewed by AI
a year ago
Circuits
a year ago
In your experience, how does the IDD profile of an inverter appear when switching from an OFF to an ON input?
Design Verification Engineer
Amazon Logo

Amazon

KLA Logo

KLA

Yokogawa Electric Logo

Yokogawa Electric

Test with AI interviewer
Get answer reviewed by AI
a year ago

Try Free AI Interview

Amazon logo

Amazon

Design Verification Engineer

Prepare for Behavioral interview at Amazon

Behavioral
Google logo

Google

Design Verification Engineer

Prepare for Behavioral interview at Google

Behavioral
Meta logo

Meta

Design Verification Engineer

Prepare for Behavioral interview at Meta

Behavioral

Question of the week

We'll send you a weekly question to practice for:

Showing 9001 to 9010 of 32168 results

Previous899900901902903Next

*All interview questions are submitted by recent Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-Design Verification Engineer employees.

  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.