Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Verilog Coding
2 years ago
Can you compose assertions to recognize powers of 2 in a sequence?
Design Verification Engineer

Fujikura

IBM

Peloton

Get answer reviewed by AI
2 years ago
Technical
2 years ago
How would you define an event in the context of Verilog?
Design Verification Engineer

Amazon

Panasonic

Taiwan Semiconductor

Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
Can you break down the differences between RTL and behavioral coding in Verilog?
Design Verification Engineer
National Instruments Logo

National Instruments

Honeywell Logo

Honeywell

Bombardier Logo

Bombardier

Get answer reviewed by AI
2 years ago
Technical
2 years ago
What's your method for debugging when encountering multiple bugs? Can you walk us through it?
Design Verification Engineer
Apple Logo

Apple

Meta Logo

Meta

Becton Dickinson Logo

Becton Dickinson

Get answer reviewed by AI
2 years ago
DesignCircuits
2 years ago
Could you design a Verilog-based router circuit with an input signal and multiple outputs, controlled by a two-bit address signal?
Design Verification Engineer
Marvell Logo

Marvell

KLA Logo

KLA

Ducati Logo

Ducati

Get answer reviewed by AI
2 years ago
Technical
2 years ago
Can you list the various timing violations found in RTL designs?
Design Verification Engineer
Vivo Logo

Vivo

Qualcomm Logo

Qualcomm

Acer Logo

Acer

Get answer reviewed by AI
2 years ago
Technical
2 years ago
Could you share an example of a coverage point from your verification environment and explain how you ensured coverage?
Design Verification Engineer
Palo Alto Networks Logo

Palo Alto Networks

Safran Logo

Safran

Prysmian Group Logo

Prysmian Group

Get answer reviewed by AI
2 years ago
Circuits
2 years ago
Could you delineate the differences between positive and negative edge-triggered flip-flops?
Design Verification Engineer
Philips Healthcare Logo

Philips Healthcare

Xilinx Logo

Xilinx

Peloton

Get answer reviewed by AI
2 years ago
DesignCircuits
2 years ago
What is your strategy for creating a circuit using adders and gates, and which aspects do you focus on?
Design Verification Engineer

Amazon

Huawei Logo

Huawei

Amgen Logo

Amgen

Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
How do you interpret the statement "wire #10 a = b & c" in context?
Design Verification Engineer
Meta Logo

Meta

Fujikura

BAE Systems Logo

BAE Systems

Get answer reviewed by AI
2 years ago

Try Free AI Interview

Amazon logo

Amazon

Design Verification Engineer

Prepare for Behavioral interview at Amazon

Behavioral
Google logo

Google

Design Verification Engineer

Prepare for Behavioral interview at Google

Behavioral
Meta logo

Meta

Design Verification Engineer

Prepare for Behavioral interview at Meta

Behavioral

Question of the week

We'll send you a weekly question to practice for:

Showing 12831 to 12840 of 32340 results

Previous12821283128412851286Next

*All interview questions are submitted by recent Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-Design Verification Engineer employees.

  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.