Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedSummer Deal: Heavy discounts on all Prepfully sessions.Summer Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Technical
4 years ago
How does a register table play a role in the design of embedded systems?
Design Verification Engineer

Oppo

Bosch

Verizon

Get answer reviewed by AI
4 years ago
Circuits
4 years ago
Could you explain the difference between combinational circuits and sequential circuits?
Design Verification Engineer

Oppo

Blue Origin

Xiaomi

Combinational circuit : 

1. Value is assigned immediately

2. Wire can be used and not reg.

3. Logic data type can be used

4. Mostly creates wires or latches

Sequential : 

1. Always dependent on clock

2. Wire cannot be used

3. Reg/logic can be used

4. Creates flip-flops

Get answer reviewed by AI
4 years ago
Behavioral
4 years ago
Why should we consider you the top candidate for the Design Verification Engineer position?
Design Verification Engineer

Oppo

D-Link Logo

D-Link

Analog Devices Logo

Analog Devices

Get answer reviewed by AI
4 years ago
Behavioral
4 years ago
What's the most groundbreaking idea you've ever devised?
Design Verification EngineerEmbedded Engineer

Oppo

AT&T Logo

AT&T

Medtronic Logo

Medtronic

Get answer reviewed by AI
4 years ago
Technical
4 years ago
What makes the create method more suitable than the new constructor in UVM?
Design Verification Engineer

Oppo

Thales Logo

Thales

Nuvoton Technology Logo

Nuvoton Technology

Get answer reviewed by AI
4 years ago
Verilog Coding
4 years ago
How do you interpret the statement "wire #10 a = b & c" in context?
Design Verification Engineer

Oppo

Fujikura Logo

Fujikura

BAE Systems Logo

BAE Systems

The logic behind this statement is a is true if b and c are both true, so it is an AND gate

Get answer reviewed by AI
4 years ago
Algorithms
4 years ago
Can you demonstrate the coding of an LRU cache policy specifically in C++?
Design Verification Engineer

Oppo

Fujitsu Logo

Fujitsu

Tesla Logo

Tesla

Let us first try to understand what is LRU (Least Recently Used) policy in cache replacement while the explanation also covers how i would implement it.

LRU is basically a small counter per block in a cache set.

To implement it there are two scenarios:

1. Cache hit:

If the access hits the cache ,increment the counters for the blocks whose counters are less than the referenced blocks counter and set the referenced blocks counter to zero.

2. Cache miss:

If the access misses in the cache,replace the Least Recently used Block and set the newly allocated block counter to zero. Increment the counters of other blocks.

Get answer reviewed by AI
4 years ago
Circuits
4 years ago
Can you describe the impact on the voltages of two parallel capacitors with different charges when the connecting transistor is turned on?
Design Verification Engineer

Oppo

Dialog Semiconductor Logo

Dialog Semiconductor

Kingston Technology Logo

Kingston Technology

f the transistor is activated (turned ON) to connect the two capacitors, the voltages across the capacitors will tend to equalize over time. The capacitor with the higher voltage will discharge into the capacitor with the lower voltage until their voltages become equal.

Get answer reviewed by AI
4 years ago
Computer Architecture
4 years ago
Can you describe how a bus is different from a crossbar in the realm of computer architecture?
Design Verification Engineer

Oppo

Dell Logo

Dell

Western Digital Logo

Western Digital

Get answer reviewed by AI
4 years ago
Design
4 years ago
What are your key considerations when planning the design of a priority encoder?
Design Verification Engineer

Oppo

Synopsys Logo

Synopsys

Bombardier Logo

Bombardier

Get answer reviewed by AI
4 years ago

Try Free AI Interview

OPPO logo

OPPO

Software Engineer

Prepare for Behavioral interview at OPPO

Behavioral
OPPO logo

OPPO

Product Manager

Prepare for Product Strategy interview at OPPO

Product Strategy
OPPO logo

OPPO

Engineering Manager

Prepare for System Design interview at OPPO

System Design
OPPO logo

OPPO

Data Scientist

Prepare for DS Analytical Execution interview at OPPO

DS Analytical Execution

Question of the week

We'll send you a weekly question to practice for:

Showing 161 to 170 of 184 results

Previous1516171819Next

*All interview questions are submitted by recent Oppo candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-Oppo employees.

  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.