Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Verilog Coding

3 years ago

What methodology would you apply to construct a 32-word 2R1W register file with programmable bitwidth?

Design Verification Engineer

GE Aviation

Sumitomo Electric

Waymo

Get answer reviewed by AI

3 years ago

Design

3 years ago

What are the essential elements you consider when designing a priority encoder?

Design Verification Engineer

GE Aviation

Oppo

Synopsys

Get answer reviewed by AI

3 years ago

Design

3 years ago

What's your methodology for verifying a black box and how do you develop a test plan?

Design Verification Engineer

GE Aviation

Johnson Controls

General Electric

Get answer reviewed by AI

3 years ago

Verilog Coding

3 years ago

Can you develop HDL code for a 3-state FSM (IDLE, READ, WRITE), with transitions based on the "op" input signal and a 4-clock-cycle return to IDLE?

Design Verification Engineer

GE Aviation

NXP Semiconductors

NVIDIA

Get answer reviewed by AI

3 years ago

Technical

3 years ago

What distinguishes a FinFET from a typical MOSFET?

Design Verification Engineer

GE Aviation

Zoox

Synopsys

Get answer reviewed by AI

3 years ago

Technical

3 years ago

How do Karnaugh maps facilitate the simplification of Boolean expressions in your experience?

Design Verification Engineer

GE Aviation

Agilent Technologies

Lam Research

Get answer reviewed by AI

3 years ago

Design

3 years ago

Please describe how delay and slew rate vary in VLSI design.

Design Verification Engineer

GE Aviation

Sony

Northrop Grumman

Get answer reviewed by AI

3 years ago

Technical

3 years ago

In your own words, how would you explain clock domain crossing and its challenges?

Design Verification Engineer

GE Aviation

Northrop Grumman

Western Digital

Get answer reviewed by AI

3 years ago

Circuits

3 years ago

Why are D-flipflops and similar devices usually built with NAND gates instead of NOR gates?

Design Verification Engineer

GE Aviation

Rockwell Collins

Northrop Grumman

Get answer reviewed by AI

3 years ago

Technical

3 years ago

Can you discuss the UVM RAL model and explain why it is a crucial component?

Design Verification Engineer

GE Aviation

Sumitomo Electric

KLA

Get answer reviewed by AI

3 years ago

Question of the week

We'll send you a weekly question to practice for:

Showing 121 to 130 of 176 results

^*All interview questions are submitted by recent GE Aviation candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-GE Aviation employees.