The most comprehensive bank Interview Answer Review tooling available online.

Can you describe the contrast between positive edge and negative edge triggers in Verilog?

Cypress Semiconductor

National Instruments

Northrop Grumman

4 years ago

Design

What's the total number of pins in a JTAG boundary scan's TAP interface, and could you identify them?

Cypress Semiconductor

Cruise

Raytheon

4 years ago

Design

Could you elaborate on the synthesis flow and its importance in the VLSI design process?

Cypress Semiconductor

Mercedes-Benz

GlobalFoundries

4 years ago

Technical

In the realm of embedded systems design, how important is a register table?

Cypress Semiconductor

Skyworks Solutions

Bombardier

4 years ago

Technical

Can you outline the steps you take in developing a test plan for design verification?

Cypress Semiconductor

Embraer

LG Electronics

4 years ago

Design

In dealing with a black box, what is your verification strategy? How do you compose a test plan?

Cypress Semiconductor

Fujitsu

Sony

4 years ago

Verilog Coding

How would you engineer a 32-word 2R1W register file with an adjustable bitwidth?

Cypress Semiconductor

Emerson Electric

Juniper Networks

4 years ago

Verilog Coding

How can delays be implemented in Verilog? Could you provide examples?

Cypress Semiconductor

Ducati

Analog Devices

4 years ago

Behavioral

What's the reason behind your decision to look for a job presently?

Design Verification EngineerEmbedded Engineer

Cypress Semiconductor

NVIDIA

Renesas Electronics

4 years ago

Verilog Coding

How would you frame an SVA in System Verilog to validate the timing order of a signal going from 0 to 1, preceding another's switch from 1 to 0?

Cypress Semiconductor

Northrop Grumman

National Instruments