Could you explain the difference between positive edge triggering and negative edge triggering in Verilog?

Interview question asked to Design Verification Engineers interviewing at Blue Origin, Mentor Graphics, Triumph Motorcycles and others: Could you explain the difference between positive edge triggering and negative edge triggering in Verilog?.