Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Verilog Coding

2 years ago

In what manner would you draft HDL code for a FSM encompassing IDLE, READ, and WRITE, with state changes based on "op" and a 4-cycle reset to IDLE?

Design Verification Engineer

ABB

NXP Semiconductors

NVIDIA

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Design

2 years ago

How would you go about creating a priority encoder from scratch?

Design Verification Engineer

ABB

Oppo

Synopsys

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Verilog Coding

2 years ago

How would you engineer a 32-word 2R1W register file with an adjustable bitwidth?

Design Verification Engineer

ABB

Sumitomo Electric

Waymo

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Technical

2 years ago

How would you explain the concept and operation of a cache?

Design Verification Engineer

ABB

Garmin

Keysight Technologies

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Technical

2 years ago

What's your strategy for implementing a queue in software programming?

Design Verification Engineer

ABB

Micron Technology

AIRBUS

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Technical

2 years ago

In your own words, how would you describe Verilog and SystemVerilog, and their key distinctions?

Design Verification Engineer

ABB

Bombardier

Oppo

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Technical

2 years ago

When presented with a bug report from the verification team, what is your strategy for rectification?

Design Verification Engineer

ABB

Cirrus Logic

Panasonic

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Technical

2 years ago

What is a practical example of a virtual interface in SystemVerilog being beneficial in design verification?

Design Verification Engineer

ABB

Novartis

GlobalFoundries

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Technical

2 years ago

Can you provide an overview of Transaction-level modeling in UVM?

Design Verification Engineer

ABB

Juniper Networks

Volkswagen

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Circuits

2 years ago

What are the characteristics of the IDD diagram for an inverter when the input toggles from OFF to ON?

Design Verification Engineer

Abbott Laboratories

ABB

Yokogawa Electric

Test with AI interviewer

Get answer reviewed by AI

2 years ago

Question of the week

We'll send you a weekly question to practice for:

Showing 81 to 90 of 183 results

^*All interview questions are submitted by recent ABB Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after being verified by Design Verification Engineers at ABB.

The most comprehensive bank Interview Answer Review tooling available online.

Question of the week

Interview Guides

Please log in to view more questions.