Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Technical
2 years ago
How would you ensure that the ALU black box works as intended? What steps could be taken to make it superscalar or to implement pipelining for improved efficiency?
Design Verification Engineer

ABB

Micron Technology

Mentor Graphics

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
Could you craft an SVA in System Verilog to confirm the sequence of a signal going from 0 to 1 before another drops from 1 to 0?
Design Verification Engineer

ABB

Kawasaki Heavy Industries Logo

Kawasaki Heavy Industries

Philips Healthcare Logo

Philips Healthcare

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Chip Design
2 years ago
What's your strategy for developing a D flip-flop using a multiplexer?
Design Verification Engineer

ABB

Novartis Logo

Novartis

Blue Origin Logo

Blue Origin

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Technical
2 years ago
In what scenarios are counters typically employed?
Design Verification Engineer

ABB

KLA Logo

KLA

Zoox Logo

Zoox

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Circuits
2 years ago
Assuming a JK flip-flop is clocked with a 10MHz square wave and J=K are both zero, what is the expected output frequency?
Design Verification Engineer

ABB

Western Digital Logo

Western Digital

Alstom Logo

Alstom

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Technical
2 years ago
Could you describe your experience working with UVM and System Verilog?
Design Verification Engineer
Abbott Laboratories Logo

Abbott Laboratories

ABB

Peloton Logo

Peloton

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Technical
2 years ago
What sets apart formal verification from simulation-based verification?
Design Verification Engineer

ABB

LG Electronics Logo

LG Electronics

Infineon Logo

Infineon

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Algorithms
2 years ago
Could you demonstrate writing a program that flips a linked list?
Design Verification Engineer

ABB

Intel Logo

Intel

IBM Logo

IBM

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
Could you devise an SVA in System Verilog to ensure no transaction begins when a reset signal is ongoing?
Design Verification Engineer

ABB

ASUS Logo

ASUS

NVIDIA Logo

NVIDIA

Test with AI interviewer
Get answer reviewed by AI
2 years ago
Verilog Coding
2 years ago
Develop Verilog code tailored for a positive and negative edge detector.
Design Verification Engineer

ABB

AT&T Logo

AT&T

Medtronic Logo

Medtronic

Test with AI interviewer
Get answer reviewed by AI
2 years ago

Question of the week

We'll send you a weekly question to practice for:

Showing 61 to 70 of 183 results

Previous56789Next

*All interview questions are submitted by recent ABB Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after being verified by Design Verification Engineers at ABB.

  • American Express Data Scientist Interview Guide
  • Waymo Data Scientist Interview Guide
  • ML Engineer Interview
  • Intel Verification Engineer Interview Guide
  • Qualcomm Verification Engineer Interview Guide
  • Infosys Systems Engineer Interview Guide
  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.