Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Design

a year ago

How would you define parasitic resistance and its importance in VLSI design?

Design Verification Engineer

Yamaha Motor Corporation

Huawei

Marvell

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

Can you describe the process you follow for a test plan in design verification?

Design Verification Engineer

Palo Alto Networks

Hewlett Packard

Embraer

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

In Verilog, how is time accounted for within simulations?

Design Verification Engineer

SpaceX

Rockwell Collins

Nuro

Test with AI interviewer

Get answer reviewed by AI

a year ago

Verilog Coding

a year ago

Script assertions that can detect whether a number is a power of 2.

Design Verification Engineer

Siemens

Triumph Motorcycles

Juul Labs

Test with AI interviewer

Get answer reviewed by AI

a year ago

Verilog Coding

a year ago

How would you script Verilog code for a detector that identifies positive and negative edges?

Design Verification Engineer

Palo Alto Networks

Johnson Controls

GlobalFoundries

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

What are the functional differences between the 'new' and 'create' methods in UVM?

Design Verification Engineer

Infineon

Raytheon

Raymarine

Test with AI interviewer

Get answer reviewed by AI

a year ago

Design

a year ago

Could you indicate your understanding of the Ethernet protocol and explain its primary features and components?

Design Verification Engineer

Meta

Realtek

Mentor Graphics

Test with AI interviewer

Get answer reviewed by AI

a year ago

Verilog Coding

a year ago

How do you design an SVA in System Verilog to inhibit transaction initiation during a reset signal's activity?

Design Verification Engineer

Tesla

Xilinx

Schneider Electric

Test with AI interviewer

Get answer reviewed by AI

a year ago

Design

a year ago

How do you ensure effectiveness and efficiency while designing a priority encoder?

Design Verification Engineer

Dell

Vivo

Sumitomo Electric

Test with AI interviewer

Get answer reviewed by AI

a year ago

Technical

a year ago

How do you identify and cover a coverage point in your verification environment? Give an example.

Design Verification Engineer

Apple

NXP Semiconductors

Pratt & Whitney

Test with AI interviewer

Get answer reviewed by AI

a year ago

Question of the week

We'll send you a weekly question to practice for:

Showing 9331 to 9340 of 31851 results

^*All interview questions are submitted by recent Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-Design Verification Engineer employees.