Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Verilog Coding
2 months ago
Could you draft assertions for identifying 2's powers?
Design Verification Engineer

Northrop Grumman

IBM

Peloton

Get answer reviewed by AI
2 months ago
Technical
2 months ago
How do the # directive and the $timeformat directive in Verilog differ?
Design Verification Engineer

Northrop Grumman

Aurora

General Electric

Get answer reviewed by AI
2 months ago
Verilog Coding
3 months ago
Could you develop an SVA in System Verilog to affirm that a FIFO is vacant before initiating a read process?
Design Verification Engineer

Northrop Grumman

Huawei Logo

Huawei

Autodesk Logo

Autodesk

Get answer reviewed by AI
3 months ago
Behavioral
3 months ago
A co-worker constantly arrives late to a weekly scheduled meeting. What would you do?
Embedded EngineerDesign Verification Engineer

Northrop Grumman

Microchip Technology Logo

Microchip Technology

Xiaomi Logo

Xiaomi

Get answer reviewed by AI
3 months ago
Behavioral
3 months ago
Can you talk about a past work challenge that you remember vividly?
Embedded EngineerDesign Verification Engineer

Northrop Grumman

Thermo Fisher Scientific Logo

Thermo Fisher Scientific

Juul Labs Logo

Juul Labs

Get answer reviewed by AI
3 months ago
Technical
3 months ago
Can you detail the function of a register table within embedded system design?
Design Verification Engineer

Northrop Grumman

Bosch Logo

Bosch

Verizon Logo

Verizon

Get answer reviewed by AI
3 months ago
Technical
3 months ago
What is your approach to debugging in challenging conditions? Can you guide us through it?
Design Verification Engineer

Northrop Grumman

Synopsys Logo

Synopsys

Apple Logo

Apple

Get answer reviewed by AI
3 months ago
Technical
3 months ago
What is your definition of a Testbench?
Design Verification Engineer

Northrop Grumman

Broadcom Logo

Broadcom

Philips Healthcare Logo

Philips Healthcare

Get answer reviewed by AI
3 months ago
Technical
3 months ago
Could you describe the significance of the factory in UVM?
Design Verification Engineer

Northrop Grumman

Realtek Logo

Realtek

Qualcomm Logo

Qualcomm

Get answer reviewed by AI
3 months ago
Technical
4 months ago
What makes mailboxes a better option than queues for communication among TB components?
Design Verification Engineer

Northrop Grumman

Audi Logo

Audi

Seagate Technology Logo

Seagate Technology

Get answer reviewed by AI
4 months ago

Question of the week

We'll send you a weekly question to practice for:

Showing 11 to 20 of 274 results

Previous12345Next

*All interview questions are submitted by recent Northrop Grumman candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-Northrop Grumman employees.

  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.