Prepfully logo
  • Browse Coaches
  • Login
BetaTry Out Our New AI Mock Interviewer – Your Smartest Way to Ace Any Interview!Try Our AI Mock Interviewer
Try Now
NewRegister as a coach and get a $100 bonus on your first completed session if you're on the Prepfully Request for Coaches list.Coach $100 Bonus
Read More
LimitedEaster Deal: Heavy discounts on all Prepfully sessions.Easter Deal: Discounts
Book Now

Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.
  • Company rubrics
  • Role-level optimisations
  • Trained on 1mil+ answers
Verilog Coding
7 months ago
How would you script Verilog code for a detector that identifies positive and negative edges?
Design Verification Engineer
Medtronic Logo

Medtronic

AT&T Logo

AT&T

D-Link Logo

D-Link

Get answer reviewed by AI
7 months ago
Behavioral
7 months ago
Can you recall an instance where a swift decision was necessary?
Design Verification EngineerEmbedded Engineer
Medtronic Logo

Medtronic

Philips Logo

Philips

LG Electronics Logo

LG Electronics

Get answer reviewed by AI
7 months ago
Technical
8 months ago
How would you describe the distinction between soft and hard constraints in SystemVerilog?
Design Verification Engineer
Medtronic Logo

Medtronic

Canon Logo

Canon

Microchip Technology Logo

Microchip Technology

Get answer reviewed by AI
8 months ago
Technical
8 months ago
What is clock domain crossing and what are the typical challenges it presents?
Design Verification Engineer
Medtronic Logo

Medtronic

Northrop Grumman Logo

Northrop Grumman

Western Digital Logo

Western Digital

Get answer reviewed by AI
8 months ago
Design
8 months ago
Can you elucidate the functioning of master/slave agents on a shared bus in the context of AXI or equivalent protocols, focusing on data integrity and avoiding bus contention?
Design Verification Engineer
Medtronic Logo

Medtronic

Aurora Logo

Aurora

Teradyne Logo

Teradyne

Get answer reviewed by AI
8 months ago
Technical
8 months ago
Can you describe the role of the objection mechanism in UVM and the steps to end a test?
Design Verification Engineer
Medtronic Logo

Medtronic

Bosch Logo

Bosch

Tesla Logo

Tesla

Get answer reviewed by AI
8 months ago
AlgorithmsDesign
8 months ago
What is your strategy for creating a module that implements bubble sort within a single cycle?
Design Verification Engineer
Medtronic Logo

Medtronic

Nokia Logo

Nokia

STMicroelectronics Logo

STMicroelectronics

Get answer reviewed by AI
8 months ago
Technical
8 months ago
Can you discuss the process by which CAM operates?
Design Verification Engineer
Medtronic Logo

Medtronic

Bombardier Logo

Bombardier

Analog Devices Logo

Analog Devices

Get answer reviewed by AI
8 months ago
Behavioral
8 months ago
Think of an instance where you had to get someone on board with your idea. How did you go about it?
Design Verification EngineerEmbedded Engineer
Medtronic Logo

Medtronic

Amgen Logo

Amgen

Novartis Logo

Novartis

Get answer reviewed by AI
8 months ago
Technical
9 months ago
What does the term 'event' mean in Verilog?
Design Verification Engineer
Medtronic Logo

Medtronic

Taiwan Semiconductor Logo

Taiwan Semiconductor

Northrop Grumman Logo

Northrop Grumman

Get answer reviewed by AI
9 months ago

Try Free AI Interview

Question of the week

We'll send you a question to practice every week

Showing 11 to 20 of 188 results

Previous12345Next

*All interview questions are submitted by recent Medtronic Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after being verified by Design Verification Engineers at Medtronic.

  • Meta Software Engineer Interview Guide
  • Meta Machine Learning Engineer Interview Guide
  • Uber Android Engineer Interview
  • Doordash iOS Engineer Interview Guide
  • Google iOS Engineer Interview Guide
  • Apple iOS Engineer Interview Guide
  • Company
  • FAQs
  • Contact Us
  • Become An Expert
  • Services
  • Practice Interviews
  • Interview Guides
  • Interview Questions
  • Watch Recorded Interviews
  • Gift sessions
  • AI Interview
  • Social
  • Twitter
  • Facebook
  • LinkedIn
  • YouTube
  • Legal
  • Terms & Conditions
  • Privacy Policy
  • Illustrations by Storyset

© 2025 Prepfully. All rights reserved.

Prepfully logo

Please log in to view more questions.

Not a member yet? Sign up for free.