Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Verilog Coding

2 years ago

Can you create a Verilog snippet that initializes a 10x9 array with 0 at 0ns inside an initial block?

Design Verification Engineer

GE Aviation

Beckman Coulter

Bombardier Transportation

Get answer reviewed by AI

2 years ago

Design

2 years ago

How would you compare custom cell design to standard cell design?

Design Verification Engineer

GE Aviation

Tesla

Bosch

Get answer reviewed by AI

2 years ago

Design

2 years ago

Can you discuss your approach to designing interrupt controllers for various processors? How do you manage and prioritize multiple interrupt requests?

Design Verification Engineer

GE Aviation

Audi

Hitachi

Get answer reviewed by AI

2 years ago

Behavioral

2 years ago

Can you highlight the skills that you believe make you an ideal candidate for this position?

Design Verification EngineerEmbedded Engineer

GE Aviation

Autodesk

National Instruments

Get answer reviewed by AI

2 years ago

Technical

2 years ago

Can you describe how Immediate and Concurrent Assertions differ in SystemVerilog?

Design Verification Engineer

GE Aviation

Skyworks Solutions

Eaton

Get answer reviewed by AI

2 years ago

Chip Design

2 years ago

Design a detector that focuses on the sequence 101 within serial bit streams.

Design Verification Engineer

GE Aviation

Teradyne

OMRON

Get answer reviewed by AI

2 years ago

Technical

2 years ago

What methods would you use to ensure the design is correct?

Design Verification Engineer

GE Aviation

Polaris Industries

Siemens

Get answer reviewed by AI

2 years ago

Verilog Coding

2 years ago

Please explain the expected value of 'out' when 'a' is driven to “1’bx”.

Design Verification Engineer

GE Aviation

Eaton

Safran

Get answer reviewed by AI

2 years ago

Circuits

2 years ago

Could you demonstrate the assembly of a NAND gate using only 2:1 multiplexers?

Design Verification Engineer

GE Aviation

GlobalFoundries

Bombardier Transportation

Get answer reviewed by AI

2 years ago

Behavioral

2 years ago

What methods do you employ to deal with your current work responsibilities?

Design Verification EngineerEmbedded Engineer

GE Aviation

Pratt & Whitney

OMRON

Get answer reviewed by AI

2 years ago

Question of the week

We'll send you a weekly question to practice for:

Showing 81 to 90 of 176 results

^*All interview questions are submitted by recent GE Aviation candidates, labelled and categorized by Prepfully, and then published after verification by current and ex-GE Aviation employees.