The most comprehensive bank Interview Answer Review tooling available online.

How do delay and slew rate differ in the context of VLSI design?

Cypress Semiconductor

Sony

Northrop Grumman

3 years ago

DesignCircuits

How would you engineer a circuit that identifies numbers divisible by three?

Cypress Semiconductor

Beckman Coulter

ASUS

3 years ago

Circuits

When J and K inputs of a JK flip-flop are set to 0, and it's driven by a 10MHz square wave, what is the resulting output frequency?

Cypress Semiconductor

Western Digital

Alstom

3 years ago

Can you elaborate on the disparities between SystemVerilog assertions and UVM assertions?

Cypress Semiconductor

Toshiba

Trimble

3 years ago

Can you provide an overview of Transaction-level modeling in UVM?

Cypress Semiconductor

Juniper Networks

Volkswagen

3 years ago

Design

In your words, how do transceivers and arbiters work? How do you ensure the integrity of data while also reducing power consumption?

Cypress Semiconductor

Acer

Samsung Electronics

3 years ago

Circuits

Why do designers prefer NAND gates for D-flipflops instead of NOR gates?

Cypress Semiconductor

Rockwell Collins

Northrop Grumman

3 years ago

What methodology does SystemVerilog use to implement polymorphism?

Cypress Semiconductor

MediaTek

Samsung

3 years ago

What leads to the choice of a virtual interface in SV?

Cypress Semiconductor

General Electric

IBM

3 years ago

Behavioral

Would you mind discussing a time when you had to deal with criticism or tough feedback?

Design Verification EngineerEmbedded Engineer

Cypress Semiconductor

AT&T

Magneti Marelli