Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Algorithms

4 years ago

Why opt for the Tomasulo Algorithm in scheduling tasks? Any practical experience with it? Please provide an instance of your implementation. How does it tackle pipeline hazards?

Design Verification Engineer

ABB

Cisco Systems

Bosch

Get answer reviewed by AI

4 years ago

Technical

4 years ago

What steps do you take to verify that a design is correct?

Design Verification Engineer

ABB

Polaris Industries

Siemens

Get answer reviewed by AI

4 years ago

Design

4 years ago

How do a monitor and a scoreboard in UVM differ from each other?

Design Verification Engineer

ABB

Renesas Electronics

ASUS

Get answer reviewed by AI

4 years ago

Technical

4 years ago

Could you elaborate on the role of cache coherence protocols in system performance?

Design Verification Engineer

ABB

Cruise

Xiaomi

Get answer reviewed by AI

4 years ago

AlgorithmsDesign

4 years ago

How would you design a module to execute bubble sort in a single cycle?

Design Verification Engineer

ABB

Nokia

STMicroelectronics

Get answer reviewed by AI

4 years ago

Circuits

4 years ago

Explain the dissimilarities between a latch and a flip flop, and include an example for better understanding.

Design Verification Engineer

ABB

Northrop Grumman

Boeing

Get answer reviewed by AI

4 years ago

Circuits

4 years ago

How do you plan to assess the depth of a FIFO?

Design Verification Engineer

ABB

KLA

BMW Group

Get answer reviewed by AI

4 years ago

Behavioral

4 years ago

I'd like to hear about a decision you made that wasn't favored by others.

Design Verification EngineerEmbedded Engineer

ABB

Philips Healthcare

NetApp

Get answer reviewed by AI

4 years ago

Technical

4 years ago

Can you describe how Immediate and Concurrent Assertions differ in SystemVerilog?

Design Verification Engineer

ABB

Skyworks Solutions

Eaton

Get answer reviewed by AI

4 years ago

Verilog Coding

4 years ago

What is your definition of an event and its connection to Flipflops?

Design Verification Engineer

ABB

Nuvoton Technology

Huawei

Get answer reviewed by AI

4 years ago

Try Free AI Interview

Question of the week

We'll send you a weekly question to practice for:

Showing 151 to 160 of 189 results

^*All interview questions are submitted by recent ABB Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after being verified by Design Verification Engineers at ABB.

The most comprehensive bank Interview Answer Review tooling available online.

Try Free AI Interview

Question of the week

Interview Guides

Please log in to view more questions.