Your AI Wingman for your next interview

The most comprehensive bank Interview Answer Review tooling available online.

Cutting-edge AI technology meets personalized feedback. Improve your interview answers with insightful guidance provided by a model trained against more than a million human-labelled interview answers.

Company rubrics
Role-level optimisations
Trained on 1mil+ answers

Algorithms

3 years ago

In C++, how would you implement an LRU policy for managing cache memory?

Design Verification Engineer

ABB

Fujitsu

Tesla

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Behavioral

3 years ago

Give an example of a time when you had to voice a contrary opinion to a supervisor.

Design Verification EngineerEmbedded Engineer

ABB

Rohde & Schwarz

BAE Systems

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Verilog Coding

3 years ago

Can you explain the process of creating an SVA in System Verilog to certify a FIFO's emptiness before any read task is undertaken?

Design Verification Engineer

ABB

Huawei

Autodesk

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Technical

3 years ago

How do Karnaugh maps facilitate the simplification of Boolean expressions in your experience?

Design Verification Engineer

ABB

Agilent Technologies

Lam Research

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Chip Design

3 years ago

Can you construct a sequence detector aimed at detecting a 101 pattern in serial bit streams?

Design Verification Engineer

ABB

Teradyne

OMRON

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Technical

3 years ago

What methodology does SystemVerilog use to implement polymorphism?

Design Verification Engineer

ABB

MediaTek

Samsung

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Verilog Coding

3 years ago

How would 'out' be affected when 'a' takes the value “1’bx”?

Design Verification Engineer

ABB

Eaton

Safran

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Technical

3 years ago

What are the major contrasting points between RISC and CISC?

Design Verification Engineer

ABB

SpaceX

TP-Link

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Behavioral

3 years ago

What makes you stand out as the ideal candidate for the Design Verification Engineer position?

Design Verification Engineer

ABB

D-Link

Analog Devices

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Technical

3 years ago

In your workflow, how do you conduct IP verification? Suppose a new IP is integrated into your design, how do you verify its functionality?

Design Verification Engineer

ABB

Aurora

Sharp

Test with AI interviewer

Get answer reviewed by AI

3 years ago

Question of the week

We'll send you a weekly question to practice for:

Showing 121 to 130 of 183 results

^*All interview questions are submitted by recent ABB Design Verification Engineer candidates, labelled and categorized by Prepfully, and then published after being verified by Design Verification Engineers at ABB.

The most comprehensive bank Interview Answer Review tooling available online.

Question of the week

Interview Guides

Please log in to view more questions.