Could you detail the process of writing constraints in SystemVerilog?

Interview question asked to Design Verification Engineers interviewing at Sony, General Motors, Verizon and others: Could you detail the process of writing constraints in SystemVerilog?.