Technical

Can you provide a case where a virtual interface in SystemVerilog proved beneficial in design verification?

Did you come across this question in an interview?

Interview question asked to Design Verification Engineers interviewing at Google, Lam Research, Garmin and others: Can you provide a case where a virtual interface in SystemVerilog proved beneficial in design verification?.