Could you design a Verilog-based router circuit with an input signal and multiple outputs, controlled by a two-bit address signal?
Design Verification Engineer
Microsoft
Alstom
Honeywell
Intel
Philips
Dell
Interview question asked to Design Verification Engineers interviewing at Taiwan Semiconductor, Hewlett Packard, Oppo and others: Could you design a Verilog-based router circuit with an input signal and multiple outputs, controlled by a two-bit address signal?.