Can you describe what constitutes an event in Verilog?

Question

Anonymous · Accepted Answer

if you are talking about uvm_event. you need to first declare an uvm_event like
uvm_event sent_e; then you could use this sent_e.trigger() sent_e.wait() to
control the processes. Sometimes one process needs to wait for another process
to be triggered first, and that is when you need to use an event.

Can you describe what constitutes an event in Verilog?

Practice this question with AI

Go Premium

Practice More Questions

Community Answers

Unlock Community Insights