Could you explain the differences between the # directive and the $timeformat directive in Verilog?

Interview question asked to Design Verification Engineers interviewing at Samsung, Eaton, Nuvoton Technology and others: Could you explain the differences between the # directive and the $timeformat directive in Verilog?.