Technical
Can you explain how blocking assignments differ from non-blocking assignments in Verilog?
Design Verification Engineer
Palo Alto Networks
SpaceX
Amgen
Silicon Motion
Seagate Technology
Corning
Answers
Anonymous
8 months ago
Blocking assignments perform combinational logic, propogating signals immediately. Non-blocking assignments perform sequential logic, propogating signals only upon trigger, one assignment at a time.
Try Our AI Interviewer
Prepare for success with realistic, role-specific interview simulations.
Try AI Interview NowInterview question asked to Design Verification Engineers interviewing at ASML, SpaceX, Xiaomi and others: Can you explain how blocking assignments differ from non-blocking assignments in Verilog?.