Can you explain how blocking assignments differ from non-blocking assignments in Verilog?

Interview question asked to Design Verification Engineers interviewing at ASML, Amgen, Palo Alto Networks and others: Can you explain how blocking assignments differ from non-blocking assignments in Verilog?.