Verilog Coding
Develop a constraint that ensures 4 generated variables are unique.
Design Verification Engineer
Apple
Microsoft
Meta
Fujikura
Cruise
Skyworks Solutions
Answers
Anonymous
a year ago
rand bit [3:0]a[4];
constraint unique_value
{
unique{a};
}
Try Our AI Interviewer
Prepare for success with realistic, role-specific interview simulations.
Try AI Interview NowInterview question asked to Design Verification Engineers interviewing at National Instruments, Panasonic, Samsung and others: Develop a constraint that ensures 4 generated variables are unique..