Can you elucidate polymorphism as it applies to SystemVerilog?

Interview question asked to Design Verification Engineers interviewing at Broadcom, OMRON, Renesas Electronics and others: Can you elucidate polymorphism as it applies to SystemVerilog?.