Can you define an assertion in SystemVerilog and its role in design verification?

Interview question asked to Design Verification Engineers interviewing at Mayo Clinic, Rolls-Royce Aerospace, GE Aviation and others: Can you define an assertion in SystemVerilog and its role in design verification?.