Can you list the various timing violations found in RTL designs?

Interview question asked to Design Verification Engineers interviewing at General Electric, Dell Technologies, Legrand and others: Can you list the various timing violations found in RTL designs?.