Can you discuss your approach to designing interrupt controllers for various processors? How do you manage and prioritize multiple interrupt requests?

Interview question asked to Design Verification Engineers interviewing at NEC, Kawasaki Heavy Industries, Maxim Integrated and others: Can you discuss your approach to designing interrupt controllers for various processors? How do you manage and prioritize multiple interrupt requests?.