Expert Answer
Anonymous
module edge_detector(input clk, input signal, output edge);
always @(posedge clk) begin
fork
@(poedge signal) edge <=1;
join_none
fork
@(negedge signal) edge <=0;
join_non
end
endmodule
Panasonic
BAE Systems
Raymarine
Renesas Electronics
ZTE
Kawasaki Heavy Industries
Contribute your knowledge to access all answers
#Give&Take - Share to unlock
Prepare for success with realistic, role-specific interview simulations.
Try AI Interview NowInterview question asked to Design Verification Engineers interviewing at Micron Technology, Raymarine, Synopsys and others: Craft Verilog code to create a positive/negative edge detector..