Technical

Can you describe how Immediate and Concurrent Assertions differ in SystemVerilog?

Did you come across this question in an interview?

Interview question asked to Design Verification Engineers interviewing at Adobe, Qualcomm, Dialog Semiconductor and others: Can you describe how Immediate and Concurrent Assertions differ in SystemVerilog?.