Can you describe how Immediate and Concurrent Assertions differ in SystemVerilog?

Interview question asked to Design Verification Engineers interviewing at Adobe, AMD, Beckman Coulter and others: Can you describe how Immediate and Concurrent Assertions differ in SystemVerilog?.