Can you describe the process of designing a D flip-flop with a multiplexer?

Question

Anonymous · Accepted Answer

To implement a D flipflop using mux it requires two 2*1 muxes and select lines
of first mux is clock and 2nd mux is complimented clock.For the 1st mux if clock
is high in is fed otherwise output q is fed back as input and for the 2nd mux if
complimented clk is high input is output of 1st Mux otherwise q1 is fed back.

Can you describe the process of designing a D flip-flop with a multiplexer?

Answers